

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/684,904	10/10/2000	Hironobu Kon	198092US-2S DIV	2551	
22850 75	590 03/31/2003				
OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C.			EXAMINER		
1940 DUKE ST ALEXANDRIA		FARAHANI, DANA			
			ART UNIT	PAPER NUMBER	
			2814		
			DATE MAILED: 03/31/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)
		09/684,904	KON ET AL.
<b>\</b> .	Office Action Summary	Examiner	Art Unit
		Dana Farahani	2814
Period fo	The MAILING DATE of this communication a	ppears on the cover sheet w	vith the correspondence address
A SHOTHE I	ORTENED STATUTORY PERIOD FOR REP MAILING DATE OF THIS COMMUNICATION nsions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reperiod for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by state eply received by the Office later than three months after the mailed patent term adjustment. See 37 CFR 1.704(b).	I.  1.136(a). In no event, however, may a eply within the statutory minimum of thind will apply and will expire SIX (6) MOI ute. cause the application to become A	reply be timely filed  rty (30) days will be considered timely.  NTHS from the mailing date of this communication.  BANDONED (35 U.S.C. 8 133)
1)⊠	Responsive to communication(s) filed on 19	<u> December 2002</u> .	
2a) <u></u> □	This action is <b>FINAL</b> . 2b)⊠ 1	This action is non-final.	
3)	Since this application is in condition for allow	wance except for formal ma	tters, prosecution as to the merits is
D:14:	closed in accordance with the practice unde	er Ex parte Quayle, 1935 C.	D. 11, 453 O.G. 213.
·	on of Claims	M	
	Claim(s) 23-32 is/are pending in the application of the above claim(s)		
	4a) Of the above claim(s) is/are withdr	awn from consideration.	
	Claim(s) is/are allowed.		
	Claim(s) 23-32 is/are rejected.		
	Claim(s) is/are objected to.	(-	
	Claim(s) are subject to restriction and/ on Papers	for election requirement.	
	on rapers The specification is objected to by the Examin		
	The drawing(s) filed on is/are: a)☐ acc		ha Evansiaan
10)1	Applicant may not request that any objection to t	· · · · · · · · · · · · · · · · · · ·	
11)   7	The proposed drawing correction filed on 19 J		• ,
,_	If approved, corrected drawings are required in r		alsopproved by the Examiner.
12)[] T	The oath or declaration is objected to by the E		
Priority u	nder 35 U.S.C. §§ 119 and 120		
	Acknowledgment is made of a claim for foreig	an priority under 35 U.S.C.	§ 119(a)-(d) or (f).
	☑ All b)☐ Some * c)☐ None of:		
	1. Certified copies of the priority documer	nts have been received.	
	2. Certified copies of the priority documer	nts have been received in A	pplication No
·	<ol> <li>Copies of the certified copies of the pricapplication from the International B</li> </ol>	ority documents have been	<del></del>
* Se	ee the attached detailed Office action for a lis	t of the certified copies not	received.
14) 🗌 Ad	cknowledgment is made of a claim for domes	tic priority under 35 U.S.C.	§ 119(e) (to a provisional application).
	☐ The translation of the foreign language procknowledgment is made of a claim for domes		
Attachment(	(s)		
2) 🔲 Notice	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948) ation Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of I	Summary (PTO-413) Paper No(s)  nformal Patent Application (PTO-152)
S. Patent and Tra	demark Office . 04-01) Office A	Action Summary	

Art Unit: 2814

#### **DETAILED ACTION**

## Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claim 23 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yanagisawa et al. (U.S. 5,874,750), previously cited.

Referring to figures 3, 4 and 5, Yanagisawa et al. disclose an injection enhanced gate transistor made of a semiconductor chip, comprising: a collector electrode formed on the back of the chip 10 (see column 4, lines 43-44); a main emitter, 38 of figure 6, formed on an opposing side of the semiconductor chip; a gate 35 formed on the opposing side on a channel region between the collector and emitter and a gate insulating film 34 between the channel land gate (Fig. 6); a current sense emitter 12a formed on the opposing side of the semiconductor; wherein electrical current form the collector is made to flow to both the main emitter and the current sense emitter (Fig. 3).

Yanagisawa et al. discloses the claimed invention except for the electron injection efficiency at the main emitter and the current sense emitter being 0.73. It would have been obvious to one having ordinary skill in the art at the time the invention was made to keep electron injection efficiency at the main emitter and the current sense emitter being 0.73, since it has been held that discovering an optimum value of a result effective variable involves only routine skill in the art. *In re Boesch*, 617 F.2d 272, 205 USPQ 215 (CCPA 1980).

Application/Control Number: 09/684,904

Art Unit: 2814

3. Claims 24-32 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yanagisawa et al., as applied to claim 23 above, further in view of Takeda et al. (1200 V Trench gate NPT-IGBT (IEGT) with Excellent Low On-State Voltage, Proceedings of 1998 International Symposium on Power Semiconductor Devices &Ics, Kyoto, pages 75-79), previously cited.

Yanagisawa et al. disclose most limitations in the claims, as discussed above, further disclosing: a plate-like collector electrode terminal 18 arranged on the one side of the power semiconductor device and electrically connected to the collector (Fig.4 and column 4, lines 64-65); a plate-like emitter electrode terminal 16 arranged on the one side of the power semiconductor device and electrically connected to the emitter (Fig.4, column 4, lines 64-65); wherein the voltage- driven power semiconductor device is a press-contacting type package (see the abstract, lines 1-2).

Yanagisawa et al. does not disclose the gate of the injection enhanced gate transistor being a trench-type gate embedded in the opposing side of the chip, carrier accumulation efficiency of the main emitter and the current sense emitter in On state being greater than that of an insulated gate bipolar transistor (IGBT). However, figure 1 of Takeda et al. shows the gate of the injection enhanced gate transistor being a trench-type gate embedded in the opposing side of the chip, and figures 4 and 5 show carrier accumulation efficiency of the main emitter and the current sense emitter in On-state being greater than that of an insulated gate bipolar transistor in order to offer both sufficient margin for blocking voltage and low on-state voltage Device Design Section, page 75, right column, lines 2-3 form the bottom). It would have been obvious to one

Art Unit: 2814

having ordinary skill in the art of the time the invention was made to from the gate of the injection enhanced gate transistor being a trench-type gate embedded in the opposing side of the chip and the carrier accumulation efficiency of the main emitter and the current sense emitter in On-state being greater than that of an insulated gate bipolar transistor, as taught by Takeda et al., in the device of Yanagisawa et al., to offer both sufficient margin for blocking voltage and low on-state voltage.

### Response to Arguments

4. Applicants' arguments with respect to the rejected claims have been considered but they are not persuasive.

Applicants argue that the limitation of the emitter electron injection efficiency of 0.73 would have not been obvious, as the Office Action asserts. The Office notes that the electron injection efficiency is defined, according to the applicants, on page 73, the last paragraph, as the electron current / total current. Now, this ratio depends on variables such as doping concentration of the emitter region, which is normally adjusted in different applications of the device. Therefore, applicants' assertion that since the reference does not teach or reasonably suggest the value is not persuasive, since one of ordinary skill in the art would have been motivated to get this value for a particular application of the device.

Applicants further argue that if Yanagisawa structure is the same as that of a NPN bipolar transistor, then it could not show MOS-type characteristics, which requires a gate and gate insulation. However, as can be seen in figure 6 of the reference, what is

Application/Control Number: 09/684,904

Art Unit: 2814

show is exactly opposite to this assertion. Note that there is an emitter 38, collector 31, and base 33, while there is also gate and gate insulation 35 and 34, respectively.

Applicants also argue that the limitation that of a current passing through the current sense terminal and this controls the potential at the gate terminal, is not in the reference. However, note that for example in figure 4, there is an insulating layer between the gate electrode 13 and emitter current sensor 12a. Therefore, a current passing through the current sensor inevitably controls the voltage at the gate terminal, since insulators (normally dielectrics) have a dielectric constant, and therefore, a resistance. Therefore, the insulator acts as a resistor between the emitter sensor and the gate electrode and a current through the emitter sensor causes a voltage at the gate terminal in proportion to that current.

### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dana Farahani whose telephone number is (703)305-1914. The examiner can normally be reached on M-F 8:00AM - 5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (703)308-4918. The fax phone numbers for the organization where this application or proceeding is assigned are (703)308-7722 for regular and After Final communications.

Art Unit: 2814

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)308-0956.

Dana Farahani March 24, 2003

SUPERVISORY PRIMARY EXAMINER

TECHNOLOGY CENTER 2300